A Bist Generator Cad Tool for Numeric Integrated Circuits
نویسندگان
چکیده
This paper describes a training and research tool for learning basic issues related to BIST (Built-In SelfTest) generator. The main didactic aim of the tool is presenting complicated concepts in a comprehensive graphical and analytical way. The paper describes a computer-aided design (CAD) that is used to generate automatically the BIST to any digital circuit. This software technique attempts to reduce the amount of extra hardware and cost of the circuit. In order to make our software being easily available, we used the Java platform, which is supported by most operating systems. The multi-platform JAVA runtime environment allows for easy access and usage of the tool.
منابع مشابه
Efficient BIST TPG design and test set compaction via input reduction
A new technique called input reduction is proposed for built-in self test (BIST) test pattern generator (TPG) design and test set compaction. This technique analyzes the circuit function and identifies sets of compatible and inversely compatible inputs. Inputs in each set can be combined into a test signal in the test mode without sacrificing fault coverage, even if they belong to the same circ...
متن کاملBuilt-In Self-Test and Recovery Procedures for Molecular Electronics-Based Nanofabrics
In this paper, a built-in self-test (BIST) procedure is proposed for testing and fault tolerance of molecular electronicsbased nanofabrics. The nanofabrics are assumed to include up to 10 devices/cm; this requires new test strategies that can efficiently test and diagnose the nanofabrics in a reasonable time. Our BIST procedure utilizes nanofabric components as small test groups containing test...
متن کاملFailing vector identification based on overlapping intervals of test vectors in a scan-BIST environment
We present a new scan built-in self-test (BIST) approach for determining failing vectors for fault diagnosis. This approach is based on the application of overlapping intervals of test vectors to the circuit under test, and it is especially suitable for faults that are detected by a relatively small number of pseudorandom test patterns. Two multiple-input signature registers are used in an inte...
متن کاملVHDL Implementation of ALU with Built In Self Test Technique
In today’s Integrated Circuits (ICs), Built-In-Self Test (BIST) is becoming increasingly important as designs become more complicated. BIST is a design technique that allows a circuit to test itself Test pattern generator (TPG) using Linear Feedback Shift Resister (LFSR) is proposed which is more suitable for BIST architecture.In this paper we have design ALU (arithmetic and logic unit) in VHDL...
متن کاملLow Power Bist Implementation of Test Pattern Generation Based on Accumulator
The hardware overhead and fault coverage of a circuit is an important problem in integrated circuits and systems. To overcome this problem pseudorandom built-in-self-test (BIST) generators have been widely utilized to test integrated circuits and systems. A Pseudorandom pattern generator (PRPG) is used for generating test patterns (TPG). A weighted Pseudorandom built-in-self-test (BIST) schemes...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2011